PTO/SB/33 (07-05)

PGTO/SB/33 (07-05)

Approved for use through xxixxix/200x. OMB 6651-00xx

U.S. Patient and Trademark Office; U.S. DEPARTMENT OF COMMERCES

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number Docket Number (Optional) PRE-APPEAL BRIFF REQUEST FOR REVIEW 73538-020501 I hereby certify that this correspondence is being deposited with the Application Number Filed United States Postal Service with sufficient postage as first class mail 10/769.838 February 2, 2004 in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)] First Named Inventor William R. Dunn, et al. Signature_ Examiner Art Unit 2871 Tarifur R. Chowdhury Typed or printed name . Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request. This request is being filed with a notice of appeal. The review is requested for the reason(s) stated on the attached sheet(s). Note: No more than five (5) pages may be provided. I am the applicant/inventor. assignee of record of the entire interest. Charles Berman See 37 CFR 3.71, Statement under 37 CFR 3.73(b) is enclosed. Typed or printed name (Form PTO/SB/96) X attorney or agent of record. (310) 586-7770 24,029 Registration number Telephone number attorney or agent acting under 37 CFR 1.34. July 7, 2006 Registration number if acting under 37 CFR 1.34 Date NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below*

This collection of information is required by \$8 U.S.G. 132. The information is required to obtain or retain a benefit by the public which is to fill know by the USFTO to proceed in application. Confriberably in governed by \$5 U.S.C. 122 and \$7 CFR 11.1, 1.14 and 46.7. This collection is estimated to lated £2 minutes to complete, including pathering, preparing, and submitting the completed application from to the USFTO. Time will vary depending upon the individual case. Any commenta on the amount of time by one require to complete the form and/or suppositions for reducing the burdent, should be sent to the Chief Information Officer, U.S. Potent and Trademant Office, U.S. Department of Commerce, P.O. Box 1460, Alexandria, VA 22313-1460. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO CHAIL Stop AF, Commissioner for Pathery, P.O. Box 1460, Alexandria, VA 22313-1460.

х

*Total of 2 forms are submitted.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

William R. Dunn, et al. Examiner: Tarifur R. Applicant:

Chowdhury

Serial No. 10/769.838 Group Art Unit: 2871

Filed: Docket No. 73538 020501 February 2, 2004

FLAT PANEL DISPLAY HAVING INTEGRAL HEATER, EMI SHIELD Title:

AND THERMAL SENSORS

Customer No.: 33717

CERTIFICATE OF TRANSMISSION

I hereby certify that this document is being transmitted electronically to the United States Patent and Trademark Office via the EFS Web e-Filing system on July 7, 2006.

REASONS FOR REQUEST FOR PANEL REVIEW

Board of Patent Appeals and Interferences U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

Sir/Madam:

Pre-appeal brief conference review is appropriate when there are clear errors in the Examiner's review and/or the Examiner has omitted one or more essential elements needed for a prima facie rejection. Applicants believe that at least one of these conditions is present here.

Claims 13-14, 16-20 are pending in the application, claims 1-12, and 15 having been cancelled during prosecution. Claim 13 is the sole independent claim in this application.

The Examiner rejected the single independent claim 13 as anticipated by U.S. Patent No. 6,885,412 to Ohnishi, et al. (Ohnishi), fundamentally asserting that since Ohnishi discloses (col 8, line 63 - col 9, line 6; col. 12, line 54 - col. 13, line 20) that a thermal sensor can be placed on Serial No. 10/769,838 PATENT
Docket No. 73538.020501

the TFT substrate specially at surface 1a. The Examiner stated that the "TFT aray layer" is considered as any layer that is between the substrate and the liquid crystal layer. Applicants assert that this is clear error by the Examiner.

In the Final Office Action, the Examiner stated, as to claim 13, that Ohnishi discloses a flat panel display comprising a font plate (fig. 5, ref. 2), a rear glass plate (1), a layer of liquid crystals (3) and a TFT array layer (fig. 3, ref. 13) interposed between the front and rear glass plates, and at least one thermal sensor (8) integral to the TFT array layer (when positioned on the "1a" surface, col. 8, line 63 - col. 9, line 6; col. 12, line 54 - col. 13, line 2) to provide temperature sensing of the layer of liquid crystals (col. 10, lines 5-9; col. 12, lines 54-63). Response After Final, page 3, lines 1-6.

Claims 16 was finally rejected as anticipated by U.S. Patent No. 6,885,412 to Ohnishi. The Examiner alleged that "Ohnishi discloses a flat array layer interposed between the front and rear glass plates and at least one thermal sensor (8) integral to the TFT array layer (when positioned on the '1a' surface, col. 8, line 63 - col. 9, line 6; col. 12, line 54 - col. 13, line 2). The Examiner stated that this provides temperature sensing of the layer of liquid crystals (col. 10, lines 5-9; col. 12, lines 54-63).

However, Ohnishi, and each of the Figures 1, 3, and 5, in particular, have a temperature application layer 8. In Figure 1, Figure 3, and Figure 5, a planer ITO heater layer is positioned on substrate 2 spaced three layers away from the TFT array layer, which is shown formed on substrate 1. The Examiner respectfully has misread Ohnishi. Ohnishi does state that the temperature application layer 8 may be formed on any one or more of the surfaces 1 or 2, or beneath or above the TFT array layer made up of lines 11 and 12, devices 13, and electrodes 14. Further, Ohnishi (column 10, lines 10-18) indicates that the temperature detection may be accomplished by simply measuring the resistance of the ITO film, wherever it is positioned.

So, in fact, these ITO films are separate structures in Ohnishi. The ITO temperature application layer 8 may even be placed beneath the TFT array layer. This is not the temperature detection sensor. It is the temperature application layer.

Serial No. 10/769,838 PATENT
Docket No. 73538.020501

Even more, that does NOT ever make the temperature <u>application</u> it integral with the TFT array layer. Such a configuration would make the <u>application</u> layer adjacent to, not integral with, the TFT array layer. Also, there are intervening layers: the insulator layer 9 and the row electrodes 5 between the TFT layer and the <u>application</u> layer. That layer is <u>spaced</u> from the TFT layer.

Nowhere in Ohnishi is there any suggestion that the temperature <u>detection</u> or <u>sensor</u> is a layer or that the sensor is **integral** to the TFT array layer as is set forth in Applicants' claim 13. Being "placed anywhere" is not a teaching of integration with a layer, let alone a TFT layer. Given that the application layer is in fact removed from the TFT layer, the suggestion is even more appropriate that the sensor of Ohnishi is non-integral. The passages quoted by the Examiner, and the entire Ohnishi disclosure, simply do not support such an integral assertion.

For this reason, the rejection of claim 13, as well as the rejection of claim 16 cannot stand. The rejection of claims 13 and 16 should be withdrawn

In the Examiner's Advisory Action, he states:

"In response to applicant's argument that the thermal sensor of Ohnishi is not integral to the thermal sensor of Ohnishi is not integral to the TFT array layer, it is respectfully pointed out to applicant that as explained before Ohnishi discloses (col. 8, line 63 - col. 9, line 6; col. 12, line 54 - col. 13, line 20) that a thermal sensor can be placed on the TFT substrate specially at surface 1a. The Examiner stated that this disclosure anticipates that the "TFT array layer" is considered as any layer that is between the substrate and the liquid crystal layer, the claimed limitation is met by Ohnishi. Therefore, applicant's argument is not persuasive and the reject is maintained."

It is respectfully submitted that Applicants' claim language is quite clear and that the Examiner's interpretation is without foundation and is thus clearly in error. The Examiner failed to provide any support for his asserted position that the <u>detection</u> or <u>sensor</u> is integral.

Serial No. 10/769,838 PATENT
Docket No. 73538.020501

The Examiner further rejected dependent claim 14 under 35 USC 103 over Ohnishi in view of Muhlemann. The additional reference does not disclose the integral feature. Accordingly Muhlemann, together with Ohnishi, in any combination, cannot render Applicants' dependent claim 14 or other dependent claims unpatentable. For this reason the Examiner's rejections should be withdrawn.

Claims 13, 14 and 16-20 are clearly allowable over the cited prior art.

It is respectfully submitted that the Examiner's rejections in the Final Office Action and his position in the Advisory Action is clearly erroneous and that the application is in condition for allowance.

The Director is authorized to charge \$500.00 in fees for the filing of a Notice of Appeal, as well as any additional fee(s) or any underpayment of fee(s), or to credit any overpayments to Deposit Account Number 50-2638. Please ensure that Attorney Docket Number 73538.020501 is referred to when charging any payments or credits for this case.

Date: July 6, 2006

Charles Berman Reg. No. 29,249

Respectfully submitted.

Customer Number 33717 GREENBERG TRAURIG, LLP 2450 Colorado Avenue, Suite 400E Santa Monica, CA 90404

Phone: (310) 586-7770 Fax: (310) 586-7800 E-mail: bermanc@gtlaw.com